

TCP-UDP-IP STACK 1G MICROBLAZE-ZYNQ EXAMPLE DESIGN

Example design user guide

UG004

Version 1.0

December 05, 2021



Table of Contents

Introduction
Example design source code download3
Firmware generation4
Firmware synoptic4
Theory of operations5
Producer – Consumer model7
Firmware generation steps9
Library generation9
Project generation9
SDK application project10
Firmware test menu10
Qt test bench interface12
Test examples13
TCP client test13
Client to Server transfer test13
Server to client transfer test15
TCP server test17
Server to client transfer test17
Client to server transfer test18
UDP transmitter test
UDP receiver test21



Introduction

The purpose of this example design is to demonstrate the performance of the Microblaze Board Support Package (BSP) of the IPCTEK's TCP/UDP/IP stack 1G FPGA IP core. With the BSP, users have a **socket-like C API** of the whole Gigabit Ethernet TCP/UDP/IP FPGA stack. Within several simple function calls, users can send/receive UDP datagrams or open a TCP session and exchange data with the TCP server/client. All hardware-dependent jobs are abstracted from the user's point of view. This is a perfect plug-and-play solution for remotecontrol applications.

Parameter	Value	Unit
MAC MTU	1500	Bytes
Number of entries in the routing table	64	
Number of TCP server (or client)	1	
TCP TX buffer size	32	KBytes
TCP RX buffer size	16	KBytes
TCP out-of-order Handling Enable	"TRUE"	
Out-of-order reordering buffer size	16	KBytes
Number of UDP TX	1	
Number of UDP RX	1	

Principal characteristics of the IP core are given in the table below.

Table	1 -	IP	core's	parameters
-------	-----	----	--------	------------

Example design source code download

In order to compile the example design we need to download the Vivado Hdl firmware, the SDK bare-metal application and the Qt test bench source code. All the design source code and an evaluation netlist can be requested by sending an e-mail to contact@ipctek.net

- Vivado Hdl firmware: this repository (ip_stack_1g/) contains necessary source code and scripts to generate the FPGA firmware Vivado project.
- **SDK bare-metal application project**: the example design is running on a Microblazebased subsystem. The source code is in **drivers/** folder.
- **Qt-based test bench (optional)**: an UDP transceiver and a TCP server/client test bench which can be run on a PC host to interact with the FPGA firmware. The source code is in **Qt/** folder.

I IPCTEK

Firmware generation

In this section we detail the step-by-step process in order to generate the FPGA firmware used in the example design.

Firmware synoptic

The FPGA firmware synoptic is illustrated in the figure below. In the design, we implement a Ten Gigabit TCP/UDP/IP stack which will be running on the Xilinx's KCU105 evaluation board. We use the Xilinx's Tri Mode Ethernet MAC to interface with the Marvell's PHY via an SGMII link.



Figure 1 - FPGA firmware synoptic



The FPGA firmware is composed of following principle components.

- Ethernet MAC: The Xilinx's Tri Mode Ethernet MAC is used.
- **IPCTEK's Gigabit TCP/UDP/IP stack**: one TCP engine (can be switched between server and client), 1 UDP transmitter and 1 UDP receiver are instantiated in the IP core. The MAC MTU is equal to 1500 bytes. The IP core is embedded in an AXI4 Lite wrapper for an easy integration within a Microblaze sub-system.
- **IPCTEK's Ethernet Buffer IP core**: for the RX path, this IP buffers received TCP and UDP data before writing the data into the BRAM memory. As for the TX path, the IP reads transmitted data from the BRAM before sending them to the TCP/UDP/IP Stack. The Ethernet Buffer IP can be seen as a data memory controller. The Microblaze can have access to the IP's register space in order to control the TX and RX data memory address and length.
- AXI4 BRAM: this IP serves as a TX/RX data memory for the whole system. This memory buffers RX data (coming from the Ethernet Buffer IP) before they are read by the Microblaze. It also buffers TX data (coming from the Microblaze) before they are read by the Ethernet Buffer IP. In practice, this memory can also be an external memory such as DDR3 or DDR4. In general, any memory with an AXI4 interface can be used.
- A Microblaze sub-system to configure the whole system via an AXI4 Lite interface. An UART interface is also implemented in order to interact with the user. It also gets access to the BRAM memory via an AXI Interconnect IP.

Theory of operations

In this paragraph we describe the organization of the TX/RX data memory, which is the AXI BRAM in this example design, as long as the mechanism of the TX and the RX processes.

The memory organization is illustrated in Figure 2. The memory is divided in to M zones, where M is the number of Ethernet devices implemented in the system. In this example design, there is only 1 Ethernet devices corresponding to the Marvell Ethernet PHY and the only RJ45 connector on the board.





Figure 2 – TX/RX memory organization

Each memory zone described above is divided again in several sections which have the **same size**. These sections are organized from the top to the bottom of the memory.

- One section for received UDP packets.
- **N** section for received TCP sessions, where **N** is the number of TCP sessions implemented in the TCP/UDP/IP Stack. In this example design **N** is equal to 1.
- One section for transmitted UDP packets.
- One section for transmitted TCP segments.

The memory organization is initialized using the function *ipc_eth_buf_set_default_params()* in the file *ipc_fpga_eth_buf.c*

The section size is defined by the member *eth_buf_mem_section_len* in the structure *eth_dev_init_param_t*

There are several important points that are worth noting during the configuration of the data memory.

- The memory section size must be larger than the Ethernet MTU. This is logic because the memory section must be large enough to store at least one UDP packet or one TCP segment.
- The **memory must be large enough** for all the TX and RX memory sections and all the Ethernet devices present in the system.
- The system supports 32-bit memory address. However, **the address 0xFFFFFFF is not usable**. This limitation is due to the overflow problem when calculating the write pointer low anchor value.



Failing to respect these points described above, the correct functioning of the system is not guaranteed.

Producer – Consumer model

The TX and RX paths function according to a producer – consumer model. The data memory is modeled as a circular buffer into which a producer writes data and from which a consumer reads data. In order to keep track of buffer empty and full states, the producer and the consumer share control signals such as the read pointer, read phase tag, write pointer, write pointer low anchor and the write phase tag (when the read pointer or the write pointer reaches the bottom of the memory, they return to the top of the memory and the corresponding phase tag changes). The meaning of each control signal is as follow.

- **Write pointer**: the memory address up to which the data have been written. This is the address into where a new data will be written by the producer.
- Write pointer low anchor: the memory address up to which the data are valid. When the amount of free memory (from the write pointer to the bottom of the memory zone) is not enough for a whole UDP packet (including the IPCTEK's UDP pseudo header) or a whole TCP segment (deduced from the MAC MTU), the producer uses the write pointer low anchor to mark the actual write pointer position before resetting the write pointer to the memory top position and changing the write phase tag. This is because the DMA engine in the FPGA does not support wrapped address and we do not want to fragment an UDP packet or a TCP segment into two DMA transactions in order to maximize the system throughput.
- Write phase tag: the phase tag of the write operation. When the producer resets the write pointer to the top of the memory zone, the write pointer low anchor is set and the write phase tag is changed.
- **Read pointer**: the memory address up to which the data has been read. This address is the next data address to be read by the consumer.
- **Read phase tag**: the phase tag of the read operation. When the consumer finishes reading from the top of the memory to the **write pointer low anchor**, it comes back to the top of the memory and changes the read phase tag.

The Figures below illustrate several situations encountered during a normal operation. This is useful to understand the producer-consumer model.





Figure 3 – Memory section buffer empty. Write phase tag = Read phase tag, write pointer = read pointer







Figure 5 – The write pointer low anchor is set before resetting the write pointer and changing the write phase tag. The number of free slots at the bottom of the memory is not enough for a whole packet





Figure 6 – Memory full. Write phase tag != Read phase tag, write pointer = read pointer

Firmware generation steps

Library generation

Before generating the example project, different necessary IPs need to be compiled.

--- Tip ----- Tip ----- Tip ----- Tip ----- Tip ----- Tip ----- Tip ------ Tip ------ In Windows, open the cmd console then use subst command to create a virtual Disk pointing to the Vivado Hdl root folder in order to avoid Windows's maximum path length limitation error. For example, to create a virtual disk named T, tap the following in the cmd console. subst T: <path_to_the_root_folder>

Open Vivado, cd into the /library folder, use the Vivado tcl console

cd T:/library

Run the script buildLib.tcl to compile the library, use the Vivado tcl console

source ./buildLib.tcl

When the library compilation is finished, we proceed to generate the example project.

Project generation

cd into the project folder /projects/tcp_udp_microblaze_over_kcu105, use the Vivado tcl console

```
cd T:/projects/tcp_udp_microblaze_over_kcu105
```

Run the script system_project.tcl to generate the project, use the Vivado tcl console

```
source ./system_project.tcl
```



After the script is finished loading the board design, run the synthesis then the implementation and generate the bitstream. These processes take about one hour to finish depending on the host PC.

Export the bitstream then launch the SDK. We proceed to create an SDK application project.

SDK application project

Create an application project based on the hardware that we have just exported from the Vivado project.

The SDK application source code for the example design is located at /drivers/ip_stack_1g/tcp_udp_microblaze_over_kcu105/src folder. Import this folder into your SDK project.

Program the board, plug the USB/UART cable into the KCU105 board, open a console application (e.g. Tera Term) then run the application. The UART baud rate is 115200 Hz. Remember to check the "*local echo*" option in Tera Term in order to see user's input commands.

Firmware test menu

Users should find this UART console screen after launching the SDK application.



Figure 7 - Firmware UART console

Available commands for test are:

• **udp_send** command: use this command to send UDP packets from the KCU105 board to a destination.



- **udp_receive** command: use this command to prepare for receiving UDP packets. If the predefined PRBS sequence is about to be received, the PRBS verification function can be enabled to verify the data integrity.
- **tcp_send** command: configure the TCP/UDP/IP stack as either a TCP server or a TCP client. After the connection was established, send a data stream to the TCP peer.
- tcp_receive command: configure the TCP/UDP/IP stack as either a TCP server or a TCP client. After the connection was established, prepare for receiving a data stream coming from the peer. If the predefined PRBS sequence is to be received, users can activate the PRBS verification module in order to verify the data integrity. Theoretically, as a TCP connection is guaranteed to be error-free, the data integrity check should always pass. If the Qt-based TCP server/client given by the example design is used, this data integrity check function is already implemented. This allows to test the speed performance and to validate the correct functioning of the IP core.
- **quit** command: use this command to quit the application.

I IPCTEK

Qt test bench interface

The Qt test bench is written with Qt Creator version 4.13.2 and Qt version 5.12.2. In the test bench we implement a TCP Server, a TCP client and an UDP transmit/receive engine in order to interact with the IP stack on the FPGA.

In the test bench we use Windows socket for the TCP server/client and the UDP transmitter. However, we use npcap SDK to implement the UDP Receiver engine because of the poor performance of the native socket.

--- Important Note-----The npcapsdk version 1.05 is included in the test bench source code. In order to use the library, user must install the npcap on the host PC. By the time this document is written, the nmap version 7.92 has been installed. The nmap installer also handles the npcap installation.

FPGA IP Stack Test Bench	1				- 🗆 X
TCP/UDP/IP	Stack Test Bench	16 Stack 🔻	sam. déc. 4 2021 21:12	:59 Version 1.0	PCTEK
	—— TCP Server ——			—— TCP Client ——	
Server IP address	10.10.1.7		Server IP address	10.10.1.5	
Server Port	3110 🗳	Open Server	Server Port	(4444 🗳	Connect to Server
PRBS Verification			PRBS Verification		
Show statistic	\checkmark	Close Server	Show statistic	\checkmark	Disconnect
Server Status	Server closed		Server Status	Server closed	
Rcv bytes counter	0 B	Send PRBS Data	Rcv bytes counter	0 B	Send PRBS Data
Correct bytes counted	er O B		Correct bytes counter	0 B	
Err bytes counter	0 B		Err bytes counter	0 B	
Sent bytes counter	0 B		Sent bytes counter	0 B	
				UDP	
			Source IP address	10.10.1.7	
			Source UDP Port	3110	UDP Bind
			Destination IP address	10.10.1.5	
			Destination UDP Port	4444	Send PRBS Data
			PRBS Verification		
			Show statistic		Receive PRBS Data
			Server (virtual) Status	Server wait to bind.	
			Rcv packets counter	0	
			Correct bytes counter	0 B	
			Err bytes counter	0 B	
			Sent bytes counter	0 B	

The test bench interface is shown in the figure below.

Figure 8 - Qt test bench interface

- 1. TCP server interface, used to test the FPGA TCP client mode.
- **2.** TCP client interface, used to test the FPGA TCP server mode.



- **3.** UDP transceiver interface, used to test the FPGA UDP Tx and Rx engines.
- 4. Test bench log, used to display useful messages during the test.
- **5.** Select the speed. Select **1G Stack** for this example design. This is used to correctly configure the PRBS engine that matches with the one used in the Microblaze code.

Test examples

In this test example, the RJ45 connector of the KCU105 board is directly connected to a host PC, on which the Qt test bench is running.

Configure the host PC Ethernet interface to static mode with the following information

- IP address: 10.10.1.7
- Netmask: 255.255.255.0
- Gateway: 10.10.1.1

TCP client test

In this test we use the Qt TCP server interface and the FPGA TCP/IP stack is configured to the client mode.

Open the server by clicking to the **Open Server** button.

Wait until the "Server is listening." text is displayed on the Server Status.

The TCP server is now listening for a connection request. We proceed to prepare for a TCP client on the FPGA.

Client to Server transfer test

In this example we will transfer 10000 segments of size 1460 bytes from the Microblaze client to the Qt server. While receiving the data stream, the server also verifies the data integrity of the stream.

Check the **PRBS Verification** check box to enable the verification option.

In the FPGA UART console, use the **tcp_send** command to send data to the server.

When asked for the server/client mode, input 0 to select the client mode.



When asked for the server address, input 10.10.1.7, which is the address of the Qt TCP server.

When asked for the server port, input the port number configured in the Qt TCP Server interface, by default it is 3110.

When asked for the client's port number, input a number, e.g. 4444.

Upon success, the "*Connected*" text should be displayed at the Qt TCP server interface. Several pieces of information concerning the server are also displayed on the UART screen.

When asked for the data mode, input 1 to select the PRBS mode.

When asked for the segment length, input 1460. It is noted that this is the maximum segment length value, given that the MAC MTU is equal to 1500 bytes.

When asked for the number of segments, input 10000.

The screenshots of the UART console and the test bench interface when the transmission is finished are shown in figures below.

Available commands:
udp_send - Send UDP packets.
udp_receive - Receive UDP packets. Verify PRBS stream integrity if required.
tcp_send - Send a TCP stream to peer.
tcp_receive - Receive a TCP stream from peer. Verify PRBS stream integrity if required.
quit - Quit.
Please input server/client mode (O for client mode, 1 for server mode)
Please input TCP server ip address to connect to (i.e. 10.10.1.7)
Please input TCP server's port to connect to (i.e. 3110)
Please input our TCP port (i.e. 4444)
Retry to connect in 1 second.
*** Connected server's information ***
*** MAC address : D4:5D:64:51:A7:74
*** IP address : 10.10.1.7
*** TCP port: 3110
Please input data mode (O for IPCTEK greeting message, 1 for PRBS sequence)
Please input segment length (i.e. 1460 (1460 max))
Please input number of segments to be sent (i.e. 1000000)
6% sent
13% sent
20% sent
27% sent
34% sent
41% sent
47% sent
54% sent
61% sent
68% sent
75% sent
82% sent
89% sent
95% sent
Transmission done.





	TCP Server	
Server IP address	(10.10.1.7	0
Server Port	3110	Open Server
PRBS Verification		
Show statistic	\checkmark	Close Server
Server Status	Disconnected.	
Rcv bytes counter	14.600 MB	Send PRBS Data
Correct bytes counter	r 14.600 MB	
Err bytes counter	0 B	
Sent bytes counter	0 B	

Figure 10 - FPGA TCP Client. Client to server transfer, test bench screen

--- Note----- Note----- Note------ After each transmission using the **tcp_send** command, the PRBS generator of the Microblaze is resetted. Before restarting another transmission, the PRBS generator in the test bench should also be resetted to the initial value. Toggling the PRBS Verification checkbox to reset the PRBS engine.

Server to client transfer test

In this example the Qt test bench interface server will transfer 10000 segments of size 1460 bytes to the Microblaze TCP client. While receiving the data stream, the client also verifies the data integrity of the stream.

In the FPGA UART console, use the **tcp_receive** command to prepare for receiving data from the server.

When asked for the server/client mode, input 0 to select the client mode.

When asked for the server address, input 10.10.1.7, which is the address of the Qt TCP server.

When asked for the server port, input the port number configured in the Qt TCP Server interface, by default it is 3110.

When asked for the client's port number, input a number, e.g. 4444.

When asked for the segment length (in number of bytes), input 1460.

When asked for the number of segments expected to receive, input 10000.

When asked for the verification option, input 1 to enable the PRBS verification function.



In the Qt test bench interface, click on the button *Send PRBS Data* to begin sending data to the client. Configure the corresponding numbers of segments and the segment length as shown in the figure below.

Transfer Parameters	_		×
Transfer Para	meter	S	
Number of packets (segments)	10000		-
Packet (segment) length in bytes	1460		4
		ок	

Figure 11 - FPGA TCP Client. Server to client transfer parameters

When the transmission is finished, the Microblaze should report 0 byte error of the received data stream. The screenshots of the UART console and the Qt test bench interface when the transmission is finished are shown in figures below.

Available cor	mands:
udp_send	- Send UDP packets.
udp_receive	- Receive UDP packets. Verify PRBS stream integrity if required.
tcp_send	- Send a TCP stream to peer.
tcp_receive	- Receive a TCP stream from peer. Verify PRBS stream integrity if required.
quit	- Quit.
Please input	server/client mode (O for client mode, 1 for server mode)
Please input	TCP server ip address to connect to (i.e. 10.10.1.7)
Please input	TCP server's port to connect to (i.e. 3110)
Please input	our TCP port (i.e. 4444)
Please input	segment length (i.e. 1460 (1460 max))
Please input	number of segments to be received (i.e. 1000000)
Please input	PRBS data integrity verification (0 to disable, 1 to enable)
0% received	
0% received	
1% received	
1% received	
1% received	
2% received	
2% received	
2% received	
3% received	
3% received	
3% received	
4% received	
4% received	
4% received	





[TCP Server	
Server IP address	10.10.1.7	Onen Comun
Server Port	3110	Open Server
PRBS Verification	\checkmark	
Show statistic	\checkmark	Close Server
Server Status	Disconnected.	
Rcv bytes counter	14.600 MB	Send PRBS Data
Correct bytes counter	14.600 MB	
Err bytes counter	0 B	
Sent bytes counter	14.600 MB	

Figure 13 - FPGA TCP Client. Server to client transfer, test bench screen

TCP server test

In this test the Microblaze will configure a TCP server. We use the Qt test bench TCP client to interact with this server.

Server to client transfer test

In this example test we will transfer 10000 segments of size 1460 bytes from the Microblaze server to the Qt test bench client.

Check the **PRBS Verification** checkbox (TCP Client group) in order to enable the data integrity check.

Use the **tcp_send** command to send a data stream to the Qt test bench.

When asked for the server/client mode, input 1 to select the server mode.

When asked for our port, input 4444 to match the "*Server Port*" valued configured in the Qt test bench.

The Microblaze server is waiting for a connection request, Click on the *Connect to Server* button.

Wait until the "Connected." text is displayed in the Server Status label

When asked for the data mode, input 1 to configure PRBS data.

When asked for the segment length, input 1460.

When asked for the number of segments to be sent, input 10000.

The screenshots of the UART console and the test bench interface when the transmission is finished are shown in figures below.



Available commands:
udp_send - Send UDP packets.
udp_receive - Receive UDP packets. Verify PRBS stream integrity if required.
tcp_send - Send a TCP stream to peer.
tcp_receive - Receive a TCP stream from peer. Verify PRBS stream integrity if required.
quit - Quit.
Please input server/client mode (O for client mode, 1 for server mode)
Please input our TCP port (i.e. 4444)
*** Connected peer's information ***
*** MAC address : D4:5D:64:51:A7:74
*** IP address : 10.10.1.7
*** TCP port: 20681
TCP connection has been established. Now proceed to send data.
Please input data mode (O for IPCTEK greeting message, 1 for PRBS sequence)
Please input segment length (i.e. 1460 (1460 max))
Please input number of segments to be sent (i.e. 1000000)
5% sent
13% sent
20% sent
2/% sent
34% sent
41% sent
4/% sent
54% sent
bl% sent
58% sent
/5% sent
82% sent
0% Sent
95% sent
Iransmission done.

Figure 14 - FPGA TCP Server. Server to client transfer, UART screen

	TCP Client	
Server IP address	10.10.1.5	Connect to Comun
Server Port	4444	connect to server
PRBS Verification	\checkmark	
Show statistic	\checkmark	Disconnect
Server Status	Disconnected.	
Rcv bytes counter	14.600 MB	Send PRBS Data
Correct bytes counte	r 14.600 MB	
Err bytes counter	0 B	
Sent bytes counter	0 B	

Figure 15 - FPGA TCP Server. Server to client transfer, test bench screen

Client to server transfer test

In this example test we prepare for sending 10000 segments of 1460 bytes from the Qt test bench Client to the Microblaze server. The PRBS Verification engine in the Microblaze is also enabled to verify the data integrity.

Use the tcp_receive command to prepare for the reception of the data stream.

When asked for the server/client mode, input 1 to select the server mode.

When asked for our port, input 4444 to match the "*Server Port*" valued configured in the Qt test bench.



The Microblaze server is waiting for a connection request, Click on the *Connect to Server* button.

Wait until the "*Connected*." text is displayed in the Server Status label.

When asked for the segment length, input 1460.

When asked for the expected number of segments, input 10000.

When asked for the PRBS verification option, input 1 to enable this functionality.

Click on the button *Send PRBS Data* (on the TCP Client group) to send data to the Microblaze server.

At the end of the transmission, the Microblaze server should report 0 byte error to the UART screen. The screenshots of the UART console and the test bench interface when the transmission is finished are shown in figures below.

Available commands:
udp_send - Send UDP packets.
udp_receive - Receive UDP packets. Verify PRBS stream integrity if required.
tcp_send - Send a TCP stream to peer.
tcp_receive - Receive a TCP stream from peer. Verify PRBS stream integrity if required.
quit - Quit.
Please input server/client mode (O for client mode, 1 for server mode)
Please input our TCP port (i.e. 4444)
TCP connection has been established. Now proceed to receive data.
Please input segment length (i.e. 1460 (1460 max))
Please input number of segments to be received (i.e. 1000000)
Please input PRBS data integrity verification (O to disable, 1 to enable)
U% received
U% received
1% received
1% received
14 received
2% received
3% received
4% received
4% received
4% received

Figure 16 - FPGA TCP Server. Client to server transfer, UART screen

TCP Client				
Server IP address	10.10.1.5	Connect to Conver		
Server Port	4444	Connect to Server		
PRBS Verification	\checkmark	Disconnect		
Show statistic	\checkmark			
Server Status	Disconnected.			
Rcv bytes counter	14.600 MB	Send PRBS Data		
Correct bytes counter	14.600 MB			
Err bytes counter	0 B			
Sent bytes counter	14.600 MB			





UDP transmitter test

In this example test we use the FPGA UDP Tx engine to send 100000 packets of size 1472 bytes (this is the maximum value given that the MAC MTU is equal to 1500 bytes) to the Qt test bench UDP receiver. The PRBS verification option is also enabled to verify the data integrity of the received data.

Click on the button *UDP Bind* to bind the UDP socket to the corresponding address and ports. The "*Binding success*." text should appear in the **Server (virtual) status** label.

Enable the PRBS verification option by checking the **PRBS Verification** checkbox.

Click on the *Receive PRBS data* button to prepare for receiving the data. Refer to the system log for useful information. At this stage, the npcap is called to sniff for 100,000 UDP packets whose destination port is equal to 3110.

Use the **udp_send** command to send data to the test bench virtual server.

When asked for the destination IP address, input 10.10.1.7.

When asked for the UDP source port, input for example 4444.

When asked for the UDP destination port, the user must input 3110 to match that of the npcap packet filter.

When asked for the data mode, input 1 for PRBS data.

When asked for the packet length, input 1472.

When asked for the number of packets, input 100000.

The screenshots of the UART console and the Qt test bench interface when the transmission is finished are shown in figures below.

3		
Available com	mands:	
udp_send	- Send UDP packets.	
udp_receive	- Receive UDP packets. Verify PRBS stream integrity if required.	
tcp_send	- Send a TCP stream to peer.	
tcp_receive	- Receive a TCP stream from peer. Verify PRBS stream integrity if required.	
quit	- Quit.	
Please input	destination ip address (i.e. 10.10.1.7)	
Please input	UDP source port (i.e. 4444)	
Please input	UDP destination port (i.e. 3110)	
Please input	data mode (O for IPCTEK greeting message, 1 for PRBS sequence)	
Please input	packet length (i.e. 1460 (1472 max))	
Please input	number of packets to be sent (i.e. 1000000)	
100 of total	100000 packets sent	
200 of total	100000 packets sent	
300 of total	100000 packets sent	
400 of total	100000 packets sent	
500 of total	100000 packets sent	
600 of total	100000 packets sent	
700 of total	100000 packets sent	
800 of total	100000 packets sent	
900 of total	100000 packets sent	
1000 - 6 + - + - 1	100000 pagkata cont	

Figure 18 - UDP TX test, UART screen



UDP				
Source IP address Source UDP Port	(10.10.1.7 (3110 4	UDP Bind		
Destination IP address	10.10.1.5	Send PRBS Data		
Destination UDP Port	4444			
PRBS Verification	\checkmark			
Show statistic	\checkmark	Receive PRBS Data		
Server (virtual) Status Binding success.				
Rcv packets counter	100000			
Correct bytes counter	147.200 MB			
Err bytes counter	0 B			
Sent bytes counter	0 B			

Figure 19 - UDP Tx test, test bench screen

UDP receiver test

In this example test we use the test bench interface to send 1 UDP packet of size 1460 bytes to the Microblaze UDP receiver. The PRBS verification module in the Microblaze is also enabled in order to verify the data integrity.

Use the **udp_receive** command to prepare for receiving UDP packets.

When asked for the source IP address, input 10.10.1.7, which the IP address of the Qt test bench UDP virtual server.

When asked for the UDP source port, input 3110.

When asked for the UDP destination port, input 4444.

When asked for the PRBS verification option, input 1 to enable the module.

When asked for the number of packets, input 1.

On the Qt test bench interface, click on the **Send PRBS Data** button to begin sending. Configure to send 1 packet of size 1460 bytes then click on the **OK** button.

The screenshot of the UART console when the transmission is finished is shown in the figure below.



Available command	is:
udp_send - S	end UDP packets.
udp_receive - R	eceive UDP packets. Verify PRBS stream integrity if required.
tcp_send - S	end a TCP stream to peer.
tcp_receive - R	eceive a TCP stream from peer. Verify PRBS stream integrity if required.
quit - Q	uit.
Please input filt	ered source ip address (i.e. 10.10.1.7)
Please input filt	ered UDP source port (i.e. 3110)
Please input filt	ered UDP destination port (i.e. 4444)
Please input PRBS	data integrity verification (O to disable, 1 to enable)
Please input numb	er of packets to be received (i.e. 1000)
1 of total 1 pack	ets received
Received 1 packet	s. Number of error bytes O
Number of packets	dropped by the interface: O

Figure 20 - UDP Rx test, UART screen

If users wish to have a faster UDP receiver interface, the Microblaze AXI4 interface frequency can be increased (for now it is equal to 100 MHz) and the Ethernet buffer IP data FIFO size can be increased.

It is noted that this example design is for remote control applications where we control or supervise our system from distance via the Microblaze. If high-speed data transfer or broadcasting applications are required, RTL designs (UG003) would be more suitable. Users also have a possibility to use TCP as in this design for remote control and UDP as in the RTL design (UG003) for high-speed data transfer.



End Of Document.